

AMENDMENTS TO THE CLAIMS

This listing of claims replaces all prior versions and listing of claims in the present application.

1. (Currently Amended) A method of forming at least one, ~~preferably a plurality of,~~ dielectrically insulating isolation trench ~~trenches (2), in particular as an insulation trench,~~ for the ~~(dielectric)~~ dielectric isolation of regions of different potential, in particular, of device structures ~~[[B)]]~~ formed above an SOI wafer (A1, A2) including an active semiconductor layer, by forming ~~allowing~~ at least one void (11) ~~formed by filling an insulating material~~ in said at least one isolation trench, ~~thereby thereafter~~ forming a hermitically hermetically tight seal ~~[[14)]]~~ of the at least one void with respect to the semiconductor wafer surface, the method comprising: ~~a sequence of CMOS process steps after forming the at least one trench (2), the sequence comprising~~

performing a first fill step in the form of a controlled deposition, ~~preferably a SiO₂ deposition (7; 7', 7'')~~, adapted to trench geometry, ~~in particular based on a CVD process, to~~ thereby form ~~[[ing]]~~ oxide layers, ~~in particular SiO₂ layers (7', 7'')~~ at trench walls, said oxide layers having an increasing thickness towards ~~[[to]]~~ upper trench edges (2a', 2a'') and forming a first bottleneck ~~[[8)]]~~.

2. (Currently Amended) A The method of forming at least one, ~~preferably a plurality of,~~ ~~dielectrically insulating isolation trenches (2), preferably~~ according to claim 1, further comprising ~~(subsequently)~~ subsequently anisotropically RIE etching the oxide ~~layer (7)~~ layers in a first step until the oxide layers, ~~in particular the SiO₂ layers~~ are removed from the wafer surface and subsequently continuing the ~~etch~~ RIE etching process in a second step for removing the oxide layer in an upper trench portion to a defined depth (a7, a8) for defining ~~[[of]]~~ a later sealing portion of the at least one void (11) ~~or for~~ by displacing downwardly the first bottleneck to form a further bottleneck (8a).

3. (Currently Amended) ~~A~~ The method of forming at least one, preferably a plurality of, dielectrically insulating isolation trenches (2), preferably according to claims 1 or claim 2, further comprising a (subsequent) second oxide deposition, in particular an SiO₂ deposition, performed by a low pressure CVD process, thereby again preferably depositing an oxide near a step formed previously and/or at the displaced by the further bottleneck (8a), resulting in to sealing (14) a the at least one void [(11)] located therebelow, said second oxide deposition process being stopped when the sealed portion [(14)] of the oxide layer above said at least one void [(11)] is grown above a wafer level (3b, 4b) of the semiconductor layer [(1)].
4. (Currently Amended) ~~The method of claims 1 or~~ according to claim 3 ~~[[and 2]], wherein after sealing said trench, (filling) the wafer surface is planarized and a technological process sequence is continued.~~
5. (Currently Amended) ~~The method~~ [[of]] according to claim 2, wherein the ~~back~~ RIE etching of the first trench filling [(7)] in the area outside said trench stops on a polysilicon layer [(6)], which has previously been formed on at least one of a silicon dioxide layer ~~(5) or on and~~ a multi insulator layer.
6. (Currently Amended) ~~The method of claims 1 or~~ according to claim 3, wherein the same process technique is used during the first and the second [[SiO₂]] depositions.
7. (Currently Amended) ~~The method of claims 1 or~~ according to claim 3, wherein ~~the~~ different process techniques are used during the first and the second depositions SiO₂ depositions, in particular in view of an efficient and a less efficient isotropic insulator deposition.
8. (Currently Amended) ~~The method~~ [[of]] according to claim 1, applied to an SOI wafer, wherein said SOI wafer comprising comprises micro electronic mechanic systems (MEMS) in a semiconductor layer [(1)] formed on the oxide layer.

9. (Currently Amended) The method ~~[[of]]~~ according to claim 1, wherein the at least one trench has a high aspect ratio, preferably higher than 15:1.

10. (Currently Amended) The method ~~of claims 1 or~~ according to claim 3, wherein the formed sealed of the at least one void ~~[(11)]~~ is located below the level of the surface ~~(3b, 4b)~~ of the active semiconductor layer ~~[(19)]~~.

11. (Currently Amended) The method ~~[[of]]~~ according to claim 1, wherein a surface of the sealed trench is planarized.

12. (Cancelled)

13. (Currently Amended) A processed SOI wafer comprising at least one insulation trench (2) having a sealed void (41), an upper end (42) of said sealed void ending below a surface ~~(3b, 4b)~~ of an active semiconductor layer (4) of the SOI wafer, said SOI wafer formed ~~or formable~~ according to any of claims 1 to 12 by a process comprising the steps of:

performing a first fill in the form of a controlled deposition adapted to trench geometry thereby forming oxide layers at trench walls, said oxide layers having an increasing thickness towards upper trench edges and forming a first bottleneck;

etching the oxide layers in a first step until the oxide layers are removed from the wafer surface; and

continuing the etching process in a second step for removing the oxide layer in an upper trench portion to a defined depth for at least one of defining a later sealing portion of the sealed void and displacing downwardly the first bottleneck to form a further bottleneck; and

performing a second fill in the form of a controlled deposition thereby again depositing an oxide near at least one of a step formed previously and the further bottleneck, thereby resulting in sealing the sealed void located therebelow, said second fill being stopped when the sealed portion of the oxide layer above the sealed void is grown above a wafer level of the semiconductor layer.

14. (Currently Amended) The SOI wafer according to ~~the preceding~~ claim 13, wherein a notch tip ~~[[(13)]]~~ extending downwardly and located above said sealed ~~void trench (2, 9, 10)~~ terminates above a ~~(horizontal)~~ horizontal level of the surface (3b, 4b) of the active semiconductor layer ~~with a vertical distance (c).~~

15. (Currently Amended) A method for filling isolation trenches ~~[[(2)]]~~ having a high aspect ratio for dielectrically isolating regions of different potentials of device structures formed on an SOI wafer by forming, based on the insulator filling of the respective trench, a void ~~[[(11)]]~~ having a hermetically tight sealing below a level of the semiconductor wafer surface (4b, 3a, 3b), and by planarizing subsequent to the filling of the trench having the maintained void (11) and by performing a sequence of CMOS process steps after forming said trench comprising:

- ~~[[-]]~~ forming SiO₂ layers (7, 7', 7'') by a first CVD process, said SiO₂ layers having a thickness increasing towards the upper trench edges; ~~[[,]]~~
- ~~[[-]]~~ completely removing SiO₂ portions at the upper trench portion to a defined depth so as to determine a later sealing point ~~[[(12)]]~~ of the void ~~[[(11)]]~~, by a substantially anisotropic etch process, thereby creating a step at a narrowest portion ~~[[(8a)]]~~ in the trench; and (2, 9);
- ~~[[-]]~~ sealing a respective void ~~[[(11)]]~~ and filling ~~the respect~~ said trench by depositing a second SiO₂ layer ~~[[(10)]]~~ by a second low pressure CVD process such that a tip of a notch ~~[[(13)]]~~ of the formed second ~~oxide~~ SiO₂ layer is positioned above ~~[[(c)]]~~ the level of the semiconductor wafer surface (4b, 3a, 3b).

16. (Currently Amended) The method ~~of according to~~ claim 15, wherein ~~back etching the first trench filling—as the complete removal of the SiO₂ layer portions in the upper trench portion to the defined depth—is~~ said step of completely removing SiO₂ portions at the upper trench portion to a defined depth so as to determine a later sealing point of the void terminates in the region outside said trench at a polysilicon layer formed on at least one ~~silicon dioxide~~ SiO₂ layer.

17. (Currently Amended) The method ~~of according to~~ claim 15, wherein the same process

technique is used in the first and second ~~SiO₂-depositions~~ CVD processes.

18. (Currently Amended) The method ~~of~~ according to claim 15, wherein different process techniques are used in the first and second ~~SiO₂-depositions~~ CVD processes.

19. (Currently Amended) The method ~~of~~ according to claim 15, ~~used for~~ wherein said SOI wafer[[s]] ~~comprising~~ comprises microelectronic mechanic systems (MEMS) in the a semiconductor layer formed above the oxide layer.